hoo2
/
utl
1
0
Rozštěpit 0
Zdrojový kód Úkoly 0 Požadavky na natažení 0 Vydání 0 Wiki Aktivita
Micro template library A library for building device drivers
Nelze vybrat více než 25 témat Téma musí začínat písmenem nebo číslem, může obsahovat pomlčky („-“) a může být dlouhé až 35 znaků.
48 Revize
3 Větve
5.6 MiB
 
 
 
 
Strom: bebb193278
Větve Značky
${ item.name }
Vytvořit větev ${ searchTerm }
z „bebb193278“
${ noResults }
utl/doc/latex/dir_b2ad3c1a6521a4924fa9194...

20 řádky
1.5 KiB
Surový Blame Historie 

  1. \hypertarget{dir_b2ad3c1a6521a4924fa9194d98c323e2}{}\section{include/utl/com Directory Reference}

  2. \label{dir_b2ad3c1a6521a4924fa9194d98c323e2}\index{include/utl/com Directory Reference@{include/utl/com Directory Reference}}

  3. \subsection*{Files}

  4. \begin{DoxyCompactItemize}

  5. \item 

  6. file \mbox{\hyperlink{__1wire_8h}{\+\_\+1wire.\+h}}

  7. \begin{DoxyCompactList}\small\item\em An 1-\/wire interface implementation. \end{DoxyCompactList}\item 

  8. file \mbox{\hyperlink{__1wire__id_8h}{\+\_\+1wire\+\_\+id.\+h}}

  9. \begin{DoxyCompactList}\small\item\em An 1-\/wire Rom ID type. \end{DoxyCompactList}\item 

  10. file \mbox{\hyperlink{__1wire__uart_8h}{\+\_\+1wire\+\_\+uart.\+h}}

  11. \begin{DoxyCompactList}\small\item\em A 1-\/wire implementation using a microprocessor\textquotesingle{}s uart for bit timing. \end{DoxyCompactList}\item 

  12. file \mbox{\hyperlink{i2c_8h}{i2c.\+h}}

  13. \begin{DoxyCompactList}\small\item\em An Abstract base class interface for the i2c bus. \end{DoxyCompactList}\item 

  14. file \mbox{\hyperlink{i2c__bb_8h}{i2c\+\_\+bb.\+h}}

  15. \begin{DoxyCompactList}\small\item\em A bit banking implementation of i2c bus inherited from i2c\+\_\+i base class. \end{DoxyCompactList}\item 

  16. file \mbox{\hyperlink{spi_8h}{spi.\+h}}

  17. \begin{DoxyCompactList}\small\item\em An Abstract base class interface for the spi bus. \end{DoxyCompactList}\item 

  18. file \mbox{\hyperlink{spi__bb_8h}{spi\+\_\+bb.\+h}}

  19. \begin{DoxyCompactList}\small\item\em A bit banking implementation of spi bus inherited from spi\+\_\+i base class. \end{DoxyCompactList}\end{DoxyCompactItemize}